I. INTRODUCTION
N ANOWIRE tri-gate architectures have recently attracted large attention for GaN HEMTs. Compared with conventional planar gates, the tri-gate offers additional electrostatic control from sidewall gates, which reduces I OFF and subthreshold slope (SS) [1] , [2] . Furthermore, the larger surface area of the tri-gate enhances heat dissipation of the device [3] , [4] . Considering the superior Baliga FOM of GaN, tri-gate GaN HEMTs are very promising for future efficient power conversion. However, an important drawback of this approach is the degraded on-resistance (R ON ) and drain current (I D ) due to the partial removal of the two-dimensional electron gas (2DEG) when etching nanowires in the tri-gate region. Such degradation is detrimental for power devices, and has not been resolved up to now in the few reports on trigate GaN (MOS)HEMTs [1] - [6] . More importantly, the full potential of tri-gates for power applications has not yet been understood nor demonstrated. In this work we present high voltage GaN trigate power MOSHEMTs on silicon presenting smaller SS of 93 ± 7 mV/dec and I OFF of 0.28 ± 0.12 nA/mm, and a larger ON/OFF ratio beyond 10 9 , compared to planar devices. The issue of partial removal of the 2DEG in the tri-gate region was mainly resolved by optimizing the tri-gate geometry. 
II. DEVICE STRUCTURE
The AlGaN/GaN epitaxy in this work consisted of 3.75 μm of buffer, 0.3 μm of un-doped GaN (u-GaN) channel, 23.5 nm of AlGaN barrier and 2 nm of u-GaN cap layers. The schematics, an equivalent circuit and scanning electron microscopy (SEM) images of the tri-gate MOSHEMTs are shown in Fig. 1 . The device fabrication started with e-beam lithography to define the mesa and nanowires, which were then etched by Cl 2 -based inductively coupled plasma and followed by ohmic metal deposition and rapid thermal annealing. The height (h) of the nanowires was about 166 nm. The nanowire width (w) was 600 nm and period ( p) was 750 nm, corresponding to a filling factor (FF = w/p) of ∼0.8. Then 0741-3106 © 2017 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission.
See http://www.ieee.org/publications_standards/publications/rights/index.html for more information. 
III. RESULTS AND DISCUSSION
As shown in Fig. 2(a) , the planar (Planar) and tri-gate (Tri-gate) MOSHEMTs presented similar g m of 66.1 ± 2 and 68.5 ± 3 mS/mm, respectively, and similar I D at V G = 5 V but different threshold voltages (V TH ). The reduced V TH is mainly due to strain relaxation of the AlGaN/GaN nanowires [7] - [9] in addition to sidewall gate modulation, on which a physics-based model and detailed analysis will be reported elsewhere. I OFF was reduced from 1.4 ± 0.7 to 0.28 ± 0.12 nA/mm and SS was improved from 98 ± 14 to 93 ± 7 mV/dec due to the better gate control of the tri-gate. The Planar and Tri-gate showed similar maximum I D of 565 ± 24.5 and 535 ± 23.4 mA/mm at V G = 5 V (Fig. 2(b) ), which is a small difference considering the error bars. Furthermore, considering the difference of 1.5 V in V TH , the Tri-gate actually exhibited the same I D as the Planar at the same gate driving voltage (V G -V TH ). R ON of the Planar and Tri-gate was 9.08 ± 0.16 and 9.01 ± 0.07 ·mm, respectively, extracted from I D -V D sweeps in linear region.
The similar on-state performances presented by the Tri-gate compared to the Planar suggests that the degradation due to the partial removal of 2DEG by nanowire etching was resolved, which is mainly due to the optimized tri-gate geometry. Figure 3 compares I D -V D characteristics of tri-gate MOSHEMTs with different FFs, which reveals an increase in I D and reduction in R ON with larger FF. This is firstly attributed to the wider effective channel with increased FF due to the larger total width of unetched areas, as shown in the insets of Fig. 3 . Secondly, the smaller width of each trench (etched area of the tri-gate structure) with increasing FF reduced the spreading resistance in the tri-gate region [10] - [12] . Furthermore, the small length of the tri-gate relative to the source-to-drain distance is also important. The estimated increase in resistance between the source and drain due to the etching of the tri-gate length of 700 nm with FF of 80% is only 1.25%, which is within the measurement error bars and supports the observation of similar on-resistances (Fig. 4) (this estimation considers only the degradation in resistance due to etching of the trenches, and neglects other effects such as spreading resistance and strain relaxation). In addition to the geometry, two other factors compensate the effect of 2DEG etching in the recessed regions: reduced self heating [4] , [13] and additional conduction channels at the trenches, which functions as a MOSFET (accumulation mode) in parallel with the tri-gate transistor (Fig. 1(c) ) [3] .
Three-terminal breakdown voltages of the MOSHEMTs were measured with floating substrate (Fig. 4) , where two types of breakdown are discussed: hard (when device breaks) and soft (when I OFF reaches 1 μA/mm) breakdowns. As shown in Fig. 4(a) , the hard V BR of the Tri-gate with L GD of 5, 10 and 15 μm were 792, 1100 and 1755 V at I OFF of 0.3, 0.3 and 45 μA/mm, respectively. Compared with the Planar, the tri-gate presented larger V BR when L GD < 15 μm, which is mainly due to the increased effective L GD and the integrated plate (FP) in the Tri-gate (Fig. 1(e) ). The effective gate control or pinch-off of the channel by V G in the Trigate happens mainly within the nanowires. This shifts the gate edge from the drain-side edge of the gate metal to the drain-side edge of the nanowires, which increases the effective L GD by 1.3 μm. The critical field strength, extracted from the V BR -L GD curve of the Planar, was about 107 V/μm, thus the increase in effective L GD led to an increase of 140 V in V BR . In addition, the planar portion of the MOS structure close to the drain side of the gate functioned as a gate-connected FP due to its more negative pinch-off voltage as compared to the tri-gate region (Fig. 2(a) ). With increasing V D , the heterostructure under the FP is depleted, reducing the electric field in the tri-gate region and leading to the enhanced V BR [14] - [16] . Although other factors in the Tri-gate may also improve the V BR due to 3-D geometry of the tri-gate, we consider these effects to be minor, since tri-gate transistors without the integrated FP in the literature exhibited similar V BR to their counterpart planar transistors ( [17] , [18] ). For L GD ≥ 15 μm, hard V BR of all devices saturated at ∼1760 V, indicating that V BR was limited by the buffer and silicon substrate, in agreement with [19] - [21] . Figure 4(b) shows the R ON and soft V BR of the devices versus L GD . The Planar and Tri-gate exhibited similar R ON , which were linearly dependent on L GD . For L GD ≤ 10 μm, there was no difference between soft and hard breakdown since I OFF was always below 1 μA/mm. With L GD ≥ 15 μm, the soft V BR also saturated, which was limited again by the buffer layers.
The Tri-gate was benchmarked against state-of-the-art GaN (MOS)HEMTs on silicon using two commonly-used definitions of V BR (I OFF ≤ 1 mA/mm and ≤ 1 μA/mm).
For calculation of the specific R ON (R ON,SP ), 1.5 μm of transfer length for each ohmic contact was taken into account. Benchmark for V BR at I OFF ≤ 1 mA/mm is shown in Fig. 5(a) . The Tri-gate with L GD of 5, 10 and 15 μm exhibited high power FOM of 688, 791 and 1252 MW/cm 2 , respectively, indicating their excellent performance as power transistors. However, 1 mA/mm is a large leakage level to determine V BR for power devices, as devices with V BR > 1000 V would present prohibitively large off-state dissipated power over 1 W/mm. 1 μA/mm is now becoming more common in the literature as it represents a fairer comparison of voltage blocking performance of power devices. Figure 5 (b) presents the benchmark with V BR at I OFF ≤ 1 μA/mm. The V BR for all reference devices was re-calculated based on the reported data following the definition of V BR at I OFF of 1 μA/mm. The 5-μm-L GD Tri-gate exhibited high V BR of 792 V at small I OFF of 0.3 μA/mm, along with small R ON,SP of 0.91 ± 0.08 m ·cm 2 , which is, to the best of our knowledge, the smallest R ON,SP among GaN (MOS)HEMTs on silicon with V BR > 700 V. The 15-μm-L GD Tri-gate presented high V BR of 1370 V at 1 μA/mm, very close to the best value obtained by 7.3 μm of carbon-doped buffer layers [22] , despite its much thinner buffer of 3.75 μm. These results indicate the outstanding potential of GaN tri-gate power MOSHEMTs.
IV. CONCLUSION
In this work we demonstrated high performance GaN nanowire tri-gate MOSHEMTs on silicon. The tri-gate reduced the SS and I OFF with an enhanced ON/OFF ratio. The issue on partial removal of the 2DEG by nanowire etching was overcome by optimized tri-gate geometries. The tri-gate also improved the V BR of the devices, resulting in excellent high power FOMs among the state-of-the-art results of GaN (MOS)HEMTs on silicon, demonstrating the enormous potential of nanostructured GaN transistors for the future power conversion.
